




**EAW P8000 16 Bit Rechner**






**EAW P8000 16 Bit Rechner**




Z80 SIO/0		1D38	
ADIN0	40 D0	WRDYA	10 WRDYA
ADIN1	1 D1	DTRA	16 DTRA
ADIN2	39 D2	RTSA	17 RTSA
ADIN3	2 D3	TxDA	15 TxDA
ADIN4	38 D4	DCDA	19 DCDA
ADIN5	3 D5	CTSA	18 CTSA
ADIN6	37 D6	RxDA	12 RxDA
ADIN7	4 D7	WRDYE	30 WRDYE
		DTRB	25 DTRB
		RTSB	24 RTSB
		TxDB	26 TxDB
		DCDB	22 DCDB
		CTSB	23 CTSB
		RxDB	28 RxDB
		SYNCB	29 SYNCB
			27 RXTXCB
			34 B/A
			33 C/D
			35 CE
			21 RESET
			8 INT
			38 IORQ
			32 RD

Serial Input/Output: SIO channels 0 through 1




**EAW P8000 16 Bit Rechner**

Serial Input/Output: SIO channels 2 through 3




**EAW P8000 16 Bit Rechner**



Memory Management Units







Read-Only Memory  
Read/Write Memory

# EAW P8000 16 Bit Rechner

TITLE	FILE: Stromlaufplan_09.sch	REVISION: 1.0
PAGE 9	OF 14	DRAWN BY: Oliver Lehmann <lehmann@ans-netz.de>




Memory Management Control Logic  
 Parity Error Checking: error buffer (1D22)




Clock Generation Circuit (D19)  
 Baud Clock Generator (D17)  
 System Reset Logic (5D16)  
 T3 Wait State Generator Logic (2D16)


### EAW P8000 16 Bit Rechner

TITLE	REVISION: 1.0
FILE: Stromlaufplan_11.sch	DRAWN BY: Oliver Lehmann <lehmann@ans-netz.de>
PAGE 11	OF 14



# EAW P8000 16 Bit Rechner





Interrupt Priority Connection  
 System Configuration Register  
 T2 Wait State Generator Logic (5D16)

<b>EAW P8000 16 Bit Rechner</b>	
TITLE	REVISION: 1.0
FILE: Stromlaufplan_14.sch	DRAWN BY: Oliver Lehmann <lehmann@ans-netz.de>
PAGE 14 OF 14	