

I.C. TYPE	+5V (PIN)	GND	-5V (PIN)	DESIGNATIONS	SPARE GATES
74S00	14	7		U6,9,17	U9 - A,D , U6 - B,D
74S02	14	7		U15	U15 - A
74LS02	14	7		U18	U18 - B
74S04	14	7		U1,29,95	U1-A-C,E,F , U29-A
74LS04	14	7		U32,101,104,122,127	
7407	14	7		U35	U35 - E
74S08	14	7		U3,96	
74LS08	14	7		U38,42	
74S10	14	7		U2,23,30	U2 - B
74S11	14	7		U78	
74LS11	14	7		U33	U33 - C
74LS14	14	7		U81	
74S20	14	7		U7,31	U7 - B
74LS21	14	7		U4,37	
74LS27	14	7		U54	
74S32	14	7		U21	
74LS32	14	7		U8,22,27,41	U8 - C,D , U27 - C,D
74S51	14	7		U16	
74S74	14	7		U5,13,97	
74LS74	14	7		U28,40	
74S85	14	7		U52,53	
74S113 1)	14	7		U14,20,83	
74LS133	16	8		U45	
74LS138 2)	16	8		U24-26,39,55	
74LS175	16	8		U36	


- 1) U83 is a LS on my board
2) U25 and U26 are both S on my board

I.C. TYPE	+5V (PIN)	GND	-5V (PIN)	DESIGNATIONS	SPARE GATES
74S240	20	10		U11,68,109	
74S241	20	10		U99	
74LS244	20	10		U12,51,67,73,103,108,110,112,114-118	
74LS245	20	10		U46,63,111,113	
74S260	14	7		U34	U34 - A
74LS260	14	7		U61	U61 - B
74S373	20	10		U47,62,71,72	
74LS374	20	10		U48,49,50,65,66	
26LS30	1	5	8	U100,102,105,124,126,128	
26LS32	16	8		U106,107,120,121,123,125	
93S16	16	8		U98	
Z80B-CTC	25	5		U43,44,89	
2114(p)-3	18	9		U57-60	
Z8001A-CPU	11	36		U64	
2732	24	12		U74-77	
Z80CLK DRV	1	5		U79,80	
2.4576 MHz	14	7		U84	
44.440 MHz	14	7		U85	
Z8010A MMU	11	35		U86,87,88	
Z80B-SIO/2	9	31		U90-93	
Z80B-PIO	26	11		U94	

3


NOTES: UNLESS OTHERWISE SPECIFIED


1. ALL RESISTORS ARE 1K Ω , 1/4W, 5%.
2. CAPACITOR VALUES ARE IN MICROFARADS.
3. ALPHANUMERIC DENOTES GATES.




REF DESIGNATION	
LAST USED	NOT USED
C100	_____
CR1	_____
DS4	_____
R20	_____
U128	_____


Zilog S8000 CPU






External Violation Registers (U48,49,50)
 VIACK- generation








Serial Input/Output: SIO channels 0 through 3




Serial Input/Output: SIO channels 4 through 7









Read-Only Memory
Read/Write Memory






Clock Generation Circuit (U98)
 Baud Clock Generator (U83)
 System Reset Logic (U89)
 T3 Wait State Generator Logic (U97)

Zilog S8000 CPU	
TITLE	REVISION: 1.0
FILE: S8000_CPU_11	DRAWN BY: Oliver Lehmann <lehmann@ans-netz.de>
PAGE 11	OF 14






PHI DELAY (Sh. 8,11)
 ADDR ENAL (Sh. 14)
 BD DATAEN- (Sh. 2)

IAD0 - IAD15 (Sh. 2)
 LAD0 - LAD15 (Sh. 2)
 ISNAD0 - ISNAD6 (Sh. 2)
 TRAD0 - TRAD23 (Sh. 8)

AD0
 AD1
 AD2
 AD3
 AD4
 AD5
 AD6
 AD7
 AD8
 AD9
 AD10
 AD11
 AD12
 AD13
 AD14
 AD15
 AD16
 AD17
 AD18
 AD19
 AD20
 AD21
 AD22
 AD23

P1 - 26A
 P1 - 26B
 P1 - 26C
 P1 - 25A
 P1 - 25B
 P1 - 25C
 P1 - 24A
 P1 - 24B
 P1 - 24C
 P1 - 23A
 P1 - 23B
 P1 - 22A
 P1 - 22B
 P1 - 22C
 P1 - 21A
 P1 - 21B
 P1 - 21C
 P1 - 20A
 P1 - 20B
 P1 - 20C
 P1 - 19A
 P1 - 19B
 P1 - 18A
 P1 - 18B

Address/Data Buffers and Steering Logic
 Byte Swap Buffer (U112)



Interrupt Priority Connection
 System Configuration Register
 T2 Wait State Generator Logic (U28)

Zilog S8000 CPU	
TITLE	REVISION: 1.0
FILE: S8000_CPU_14	DRAWN BY: Oliver Lehmann <lehmann@ans-netz.de>
PAGE 14	OF 14